Dear guest, welcome to this publication database. As an anonymous user, you will probably not have edit rights. Also, the collapse status of the topic tree will not be persistent. If you like to have these and other options enabled, you might ask CSLab BibPortal Admin for a login account.
This site is powered by Aigaion - A PHP/Web based management system for shared and annotated bibliographies. For more information visit www.aigaion.nl. SourceForge.hetLogo
 [BibTeX] [RIS]
Tiling, Block Data Layout, and Memory Hierarchy Performance
Type of publication: Inproceedings
Citation: park03tiling
Journal: IEEE Trans. Parallel Distrib. Syst.
Volume: 14
Number: 7
Year: 2003
Pages: 640--654
Publisher: IEEE Press
Address: Piscataway, NJ, USA
ISSN: 1045-9219
DOI: 10.1109/tpds.2003.1214317
Keywords: cache
Authors Park, Neungsoo
Hong, Bo
Prasanna, Viktor K.
Added by: []
Total mark: 0
Attachments
    Notes
      Topics