Roberto Gioiosa - Cslab Bibliography Portal - Aigaion 2.0

BROWSE
EXPORT
- Export all publications
- Export author
SORT BY
- Author
- Title
- Type/Journal
- Year
- Recently added
SITE
- Help
- About this site
GUEST USER
anonymous
LOGIN
Name:

Password:

Deutsch, English, Nederlands, Norsk, <more...>

First name(s):	Roberto
Last name(s):	Gioiosa

Software-Controlled Priority Characterization of POWER5 Processor, Carlos Boneti, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, Chen-Yong Cher and Mateo Valero (2008), in: SIGARCH Comput. Archit. News, 36:3(415--426)

[DOI]

processing time: 0.1064 seconds.