Computer Architecture
  icon
Topic: Speculative Precomputation

-No description-

Subtopics:

Keywords:
  • 16 publications (0 read)
  • 39 authors [view]
  • No subtopics
Publications for topic "Speculative Precomputation" sorted by first author

B

Speculative Precomputation on Chip Multiprocessors, Jeffery A. Brown, Hong Wang, George Chrysos, Perry H. Wang and John P. Shen, in: MTEAC-6 : 6th Workshop on Multithreaded Execution, Architecture, and Compilation, 2002

C

Simultaneous subordinate microthreading (SSMT), Robert S. Chappell, Jared Stark, Sangwook P. Kim, Steven K. Reinhardt and Yale N. Patt (1999), in: ISCA '99: Proceedings of the 26th annual international symposium on Computer architecture:2(186--195)
[DOI]
Speculative precomputation: long-range prefetching of delinquent loads, Jamison D. Collins, Hong Wang, Dean M. Tullsen, Christopher Hughes, Yong-Fong Lee, Dan Lavery and John P. Shen, in: ISCA '01: Proceedings of the 28th annual international symposium on Computer architecture, G\&\#246;teborg, Sweden, pages 14--25, ACM Press, 2001
[DOI]

D

Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance, Gautham K. Dorai and Donald Yeung, in: PACT '02: Proceedings of the 11th international conference on Parallel architectures and compilation techniques, pages 30, IEEE Computer Society, 2002

G

Future Execution: A Hardware Prefetching Technique for Chip Multiprocessors, Ilya Ganusov and Martin Burtscher, in: PACT '05: Proceedings of the 14th international conference on Parallel architectures and compilation techniques, pages 350--360, IEEE Computer Society, 2005
[DOI]

I

Slipstream execution mode for CMP-based multiprocessors, K. Z. Ibrahim, Gregory T. Byrd and E. Rotenberg, in: HPCA '03: Proceedings of the IEEE 9th International Symposium on High Performance Computer Architecture, pages 179--190, 2003
[DOI]
Extending OpenMP to Support Slipstream Execution Mode, Khaled Z. Ibrahim and Gregory T. Byrd, in: IPDPS '03: Proceedings of the 16th International Symposium on Parallel and Distributed Processing, pages 36.2, IEEE Computer Society, 2003

K

Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors, Dongkeun Kim, Steve Shih-wei Liao, Perry H. Wang, Juan del Cuvillo, Xinmin Tian, Xiang Zou, Hong Wang, Donald Yeung, Milind Girkar and John P. Shen, in: CGO '04: Proceedings of the International Symposium on Code Generation and Optimization, Palo Alto, California, pages 27, IEEE Computer Society, 2004
Design and evaluation of compiler algorithms for pre-execution, Dongkeun Kim and Donald Yeung, in: ASPLOS-X: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, California, pages 159--170, ACM Press, 2002
[DOI]

L

Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors, Chi-Keung Luk, in: ISCA '01: Proceedings of the 28th annual international symposium on Computer architecture, G\&\#246;teborg, Sweden, pages 40--51, ACM Press, 2001
[DOI]

R

Decoupled Software Pipelining with the Synchronization Array, Ram Rangan, Neil Vachharajani, Manish Vachharajani and David I. August, in: PACT '04: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, pages 177--188, IEEE Computer Society, 2004
[DOI]

W